

M5K 4116 P-2, S-2; P-3, S-3; P-4, S-4

16 384-BIT (16 384-WORD BY 1-BIT) DYNAMIC RAM

DESCRIPTION


This is a family of 16 384-word by 1-bit dynamic RAMs, fabricated with the N-channel silicon-gate MOS process, and is ideal for large-capacity memory systems where high speed, low power dissipation, and low costs are essential. The use of double-layer poly-silicon process technology and a single-transistor dynamic storage cell provide high circuit density at reduced costs, and the use of dynamic circuitry including sense amplifiers assures low power dissipation. Multiplexed address inputs permit both a reduction in pins to the standard 16-pin package configuration and an increase in system densities.

FEATURES

Type name	Access time (max) (ns)	Cycle time (min) (ns)	Power dissipation (typ) (mW)
M5K 4116 P-2, S-2	150	320	330
M5K 4116 P-3, S-3	200	375	280
M5K 4116 P-4, S-4	250	410	260

- Standard 16-pin package
- Voltage range on all power supplies (V_{DD} , V_{CC} , V_{BB}): $\pm 10\%$
- Low standby power dissipation: 19.8mW (max)
- Low operating power dissipation: 462mW (max)
- Unlatched output enables two-dimensional chip selection and extended page boundary
- Early-write operation gives common I/O capability
- Read-modify-write, \overline{RAS} -only refresh, and page-mode capabilities
- All input terminals have low input capacitance and are directly TTL-compatible
- Output is three-state and directly TTL-compatible
- 128 refresh cycles

PIN CONFIGURATION (TOP VIEW)



Outline 16P1 (M5K 4116 P)
16S1 (M5K 4116 S)

- Interchangeable with Mostek's MK4116 in both electrical characteristics and pin configuration

APPLICATION

- Main memory unit for computers


FUNCTION

The M5K 4116P and S provide, in addition to normal read, write, and read-modify-write operations, a number of other functions, e.g., page mode, \overline{RAS} -only refresh, and delayed-write. The input conditions for each are shown below.

Operation	Inputs						Output	Re-fresh	Remarks
	\overline{RAS}	\overline{CAS}	R/W	D_{IN}	Row address	Column address			
Read	ACT	ACT	NAC	DNC	APD	APD	VLD	YES	Page mode identical except refresh is NO
Write	ACT	ACT	ACT	VLD	APD	APD	OPN	YES	
Read-modify-write	ACT	ACT	ACT	VLD	APD	APD	VLD	YES	
\overline{RAS} -only refresh	ACT	NAC	DNC	DNC	APD	DNC	OPN	YES	
Standby	NAC	DNC	DNC	DNC	DNC	DNC	OPN	NO	

Note: ACT: active; NAC: nonactive; DNC: don't care; VLD: valid; APD: applied; OPN: open

BLOCK DIAGRAM



M5K 4116 P-2, S-2; P-3, S-3; P-4, S-4**16 384-BIT (16 384-WORD BY 1-BIT) DYNAMIC RAM****SUMMARY OF OPERATIONS****Addressing**

To select one of the 16 384 memory cells in the M5K 4116 P and S, the 14-bit address signal must be multiplexed into 7 address signals, which are then latched into the on-chip latch by two externally-applied clock pulses. First, the negative-going edge of the row-address-strobe pulse ($\overline{\text{RAS}}$) latches the 7 row-address bits; next, the negative-going edge of the column-address-strobe pulse ($\overline{\text{CAS}}$) latches the 7 column-address bits. Timing of the $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ clocks can be selected by either of the following two methods:

1. The delay time from $\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ $t_{d(\overline{\text{RAS}}-\overline{\text{CAS}})}$ is set between the minimum and maximum values of the limits. In this case, the internal $\overline{\text{CAS}}$ control signals are inhibited almost until $t_{d(\overline{\text{RAS}}-\overline{\text{CAS}})}_{\text{max}}$ ('gated $\overline{\text{CAS}}$ ' operation). The external $\overline{\text{CAS}}$ signal can be applied with a margin not affecting the on-chip circuit operations, e.g. access time, and the address inputs can be easily changed from row address to column address.
2. The delay time $t_{d(\overline{\text{RAS}}-\overline{\text{CAS}})}$ is set larger than the maximum value of the limits. In this case the internal inhibition of $\overline{\text{CAS}}$ has already been released, so that the internal $\overline{\text{CAS}}$ control signals are controlled by the externally applied $\overline{\text{CAS}}$, which also controls the access time.

Data Input

Data to be written into a selected cell is strobed by the later of the two negative transitions of R/W input and $\overline{\text{CAS}}$ input. Thus when the R/W input makes its negative transition prior to $\overline{\text{CAS}}$ input (early write), the data input is strobed by $\overline{\text{CAS}}$, and the negative transition of $\overline{\text{CAS}}$ is set as the reference point for set-up and hold times. In the read-write or read-modify-write cycles, however, when the R/W input makes its negative transition after $\overline{\text{CAS}}$, the R/W negative transition is set as the reference point for set-up and hold times.

Data Output Control

The output of the M5K 4116 P and S is in the high-impedance state when $\overline{\text{CAS}}$ is high. When the memory cycle in progress is a read, read-modify-write, or a delayed-write cycle, the data output will go from the high-impedance state to the active condition, and the data in the selected cell will be read. This data output will have the same polarity as the input data. Once the output has entered the active condition, this condition will be maintained until $\overline{\text{CAS}}$ goes high, irrespective of the condition of $\overline{\text{RAS}}$ (for a maximum of 10 μ s).

The output will remain in the high-impedance state throughout the entire cycle in an early-write cycle.

These output conditions, of the M5K 4116 P and S, which can readily be changed by controlling the timing of the write pulse in a write cycle, and the width of the $\overline{\text{CAS}}$

pulse in a read cycle, offer capabilities for a number of applications, as follows.

1. Common I/O Operation

If all write operations are performed in the early-write mode, input and output can be connected directly to give a common I/O data bus.

2. Data Output Hold

The data output can be held between read cycles, without lengthening the cycle time, until the next cycle commences. This enables extremely flexible clock-timing settings for $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$.

3. Two Methods of Chip Selection

Since the output is not latched, $\overline{\text{CAS}}$ is not required to keep the outputs of selected chips in the matrix in a high-impedance state. This means that $\overline{\text{CAS}}$ and/or $\overline{\text{RAS}}$ can both be decoded for chip selection.

4. Extended-Page Boundary

By decoding $\overline{\text{CAS}}$, the page boundary can be extended beyond the 128 column locations in a single chip. In this case, $\overline{\text{RAS}}$ must be applied to all devices.

Page-Mode Operation

This operation allows for multiple-column addressing at the same row address, and eliminates the power dissipation associated with the negative-going edge of $\overline{\text{RAS}}$, because once the row address has been strobed, $\overline{\text{RAS}}$ is maintained. Also, the time required to strobe in the row address for the second and subsequent cycles is eliminated, thereby decreasing the access and cycle times.

Refresh

The refreshing of the dynamic cell matrix is accomplished by performing a memory operation at each of the 128 row-address locations within a 2ms time interval. Any normal memory cycle will perform the refreshing, and $\overline{\text{RAS}}$ -only refresh offers a significant reduction in operating power.

Power Dissipation

Most of the circuitry in the M5K 4116 P and S is dynamic, and most of the power is dissipated when addresses are strobed. Both $\overline{\text{RAS}}$ and $\overline{\text{CAS}}$ are decoded and applied to the M5K 4116 P and S as chip-select in the memory system, but if $\overline{\text{RAS}}$ is decoded, all unselected devices go into stand-by independent of the $\overline{\text{CAS}}$ condition, minimizing system power dissipation.

Power Supplies

Although the M5K 4116 P and S require no particular power-supply sequencing so long as the devices are used within the limits of the absolute maximum ratings, it is recommended that the V_{BB} supply be applied first and removed last. V_{BB} should never be more positive than V_{SS} when power supply is applied to V_{DD} .

Some eight dummy cycles are necessary after power is applied to the device before memory operation is achieved.

M5K 4116 P-2, S-2; P-3, S-3; P-4, S-4

16 384-BIT (16 384-WORD BY 1-BIT) DYNAMIC RAM

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Conditions	Limits	Unit	
V _{DD}	Supply voltage	With respect to V _{BB}	-0.5 ~ 20	V	
V _{CC}	Supply voltage		-0.5 ~ 20	V	
V _{SS}	Supply voltage		-0.5 ~ 20	V	
V _I	Input voltage		-0.5 ~ 20	V	
V _O	Output voltage	With respect to V _{SS}	-0.5 ~ 20	V	
V _{DD}	Supply voltage		-1 ~ 15	V	
V _{CC}	Supply voltage		-1 ~ 15	V	
V _{BB} - V _{SS}	Supply voltage		V _{DD} - V _{SS} > 0	0	V
I _O	Output current		50	mA	
P _d	Power dissipation	M5K 4116S	T _a = 25 °C	1000	mW
		M5K 4116P	T _a = 25 °C	700	mW
T _{opr}	Operating free-air temperature range		0 ~ 70	°C	
T _{stg}	Storage temperature range	M5K 4116S		-65 ~ 150	°C
		M5K 4116P		-40 ~ 125	°C

4

RECOMMENDED OPERATING CONDITIONS (T_a = 0 ~ 70 °C, unless otherwise noted. Note 1)

Symbol	Parameter	Limits			Unit
		Min	Nom	Max	
V _{DD}	Supply voltage	10.8	12	13.2	V
V _{CC}	Supply voltage (Note 2)	4.5	5	5.5	V
V _{SS}	Supply voltage	0	0	0	V
V _{BB}	Supply voltage	-4.5	-5	-5.7	V
V _{IH1}	High-level input voltage, RAS, CAS, RW	2.7		7	V
V _{IH2}	High-level input voltage, A ₀ ~ A ₆ , DIN	2.4		7	V
V _{IL}	Low-level input voltage, all inputs	-1		0.8	V

Note 1 : All voltages with respect to V_{SS}. Apply V_{BB} power supply first, prior to other power supplies, and remove last.

2 : The output voltage will swing from V_{SS} to V_{CC} when output loading current is zero. In standby mode V_{CC} may be reduced to V_{SS} without affecting refresh operations or data retention, but the V_{OH}min specification is not guaranteed in this mode.

ELECTRICAL CHARACTERISTICS

(T_a = 0 ~ 70 °C, V_{DD} = 12V ± 10%, V_{CC} = 5V ± 10%, V_{SS} = 0V, -5.7V ≤ V_{BB} ≤ -4.5V, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits		Unit	
			Min	Typ		Max
V _{OH}	High-level output voltage (Note 2)	I _{OH} = -5 mA	2.4		V _{CC}	V
V _{OL}	Low-level output voltage (Note 2)	I _{OL} = 4.2 mA	0		0.4	V
I _{OZ}	Off-state output current	DOUT floating 0V ≤ V _{OUT} ≤ 5.5V	-10		10	μA
I _I	Input current	V _{BB} = -5V, 0V ≤ V _{IN} ≤ 7V All other pins = 0V	-10		10	μA
I _{DD1(AV)}	Average supply current from V _{DD} , operating	RAS, CAS cycling			35	mA
I _{CC1(AV)}	Average supply current from V _{CC} , operating (Note 4)	t _{C(RD)} = t _{C(WR)} = min			200	μA
I _{BB1(AV)}	Average supply current from V _{BB} , operating				1.5	mA
I _{DD2}	Supply current from V _{DD} , standby	RAS = V _{IH}	-10		10	μA
I _{CC2}	Supply current from V _{CC} , standby	DOUT = floating			100	μA
I _{BB2}	Supply current from V _{BB} , standby				100	μA
I _{DD3(AV)}	Average supply current from V _{DD} , refreshing	RAS cycling CAS = V _{IH}			27	mA
I _{CC3(AV)}	Average supply current from V _{CC} , refreshing	t _{C(REF)} = min	-10		10	μA
I _{BB3(AV)}	Average supply current from V _{BB} , refreshing				200	μA
I _{DD4(AV)}	Average supply current from V _{DD} , page mode	RAS = V _{IL} , CAS cycling			27	mA
I _{CC4(AV)}	Average supply current from V _{CC} , page mode (Note 4)	t _{C(PG)} = min			200	μA
I _{BB4(AV)}	Average supply current from V _{BB} , page mode				200	μA
C _{I(AD)}	Input capacitance, address inputs				5	pF
C _{I(DA)}	Input capacitance, data input	V _I = V _{SS}			5	pF
C _{I(RW)}	Input capacitance, read/write control input	f = 1MHz			7	pF
C _{I(RAS)}	Input capacitance, RAS input	V _I = 25mVrms			10	pF
C _{I(CAS)}	Input capacitance, CAS input				10	pF
C _O	Output capacitance	V _O = V _{SS} , f = 1MHz, V _I = 25mVrms			7	pF

Note 3 Except for I_{BB}, current flowing into an IC is positive, out is negative

4 : V_{CC} is connected only to the output buffer, so that I_{CC1} and I_{CC4} depend upon output loading.



M5K 4116 P-2, S-2; P-3, S-3; P-4, S-4

16 384-BIT (16 384-WORD BY 1-BIT) DYNAMIC RAM

TIMING REQUIREMENTS (For Read, Write, Read-Modify-Write, Refresh, and Page-Mode Cycles)

($T_a = 0 \sim 70^\circ\text{C}$, $V_{DD} = 12\text{V} \pm 10\%$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, $-5.7\text{V} \leq V_{BB} \leq -4.5\text{V}$, unless otherwise noted. See notes 5, 6, and 7)

Symbol	Parameter	Alternative Symbol	M5K 4116 P-2, S-2		M5K 4116 P-3, S-3		M5K 4116 P-4, S-4		Unit
			Limits		Limits		Limits		
			Min	Max	Min	Max	Min	Max	
$t_{C(REF)}$	Refresh cycle time	t_{REF}		2		2		2	ms
$t_{W(R\overline{A}SH)}$	$\overline{R\overline{A}S}$ high pulse width	t_{RP}	100		120		150		ns
$t_{W(R\overline{A}SL)}$	$\overline{R\overline{A}S}$ low pulse width	t_{RAS}	150	10000	200	10000	250	10000	ns
$t_{W(\overline{C\overline{A}S})}$	$\overline{C\overline{A}S}$ low pulse width (Note B)	t_{CAS}	100		135		165		ns
$t_{H(R\overline{A}S-\overline{C\overline{A}S})}$	$\overline{C\overline{A}S}$ hold time with respect to $\overline{R\overline{A}S}$	t_{CSH}	150		200		250		ns
$t_{H(\overline{C\overline{A}S}-\overline{R\overline{A}S})}$	$\overline{R\overline{A}S}$ hold time with respect to $\overline{C\overline{A}S}$	t_{RSH}	100		135		165		ns
$t_{d(R\overline{A}S-\overline{C\overline{A}S})}$	Delay time, $\overline{R\overline{A}S}$ to $\overline{C\overline{A}S}$ (Note 9)	t_{RCD}	20	50	25	65	35	85	ns
$t_{d(\overline{C\overline{A}S}-\overline{R\overline{A}S})}$	Delay time, $\overline{C\overline{A}S}$ to $\overline{R\overline{A}S}$	t_{CRP}	-20		-20		-20		ns
$t_{SU(R\overline{A}-\overline{R\overline{A}S})}$	Row address setup time with respect to $\overline{R\overline{A}S}$	t_{ASR}	0		0		0		ns
$t_{SU(\overline{C\overline{A}}-\overline{C\overline{A}S})}$	Column address setup time with respect to $\overline{C\overline{A}S}$	t_{ASC}	-10		-10		-10		ns
$t_{H(R\overline{A}S-\overline{R\overline{A}S})}$	Row address hold time with respect to $\overline{R\overline{A}S}$	t_{RAH}	20		25		35		ns
$t_{H(\overline{C\overline{A}S}-\overline{C\overline{A}S})}$	Column address hold time with respect to $\overline{C\overline{A}S}$	t_{CAH}	45		55		75		ns
$t_{H(R\overline{A}S-\overline{C\overline{A}S})}$	Column address hold time with respect to $\overline{R\overline{A}S}$	t_{AR}	95		120		160		ns
t_{THL} t_{TLH}	Transition time	t_T	3	35	3	50	3	50	ns

Note 5 : After power supply is applied, some eight dummy cycles are required before memory operation is achieved. $\overline{R\overline{A}S}/\overline{C\overline{A}S}$ refresh cycles or $\overline{R\overline{A}S}$ read-only cycles are suitable as dummy cycles. Once power is applied, it is also recommended to keep the $\overline{R\overline{A}S}$ at high-level for more than $3\mu\text{s}$ before the dummy cycles, or to keep the $\overline{R\overline{A}S}$ high pulse width $t_{W(R\overline{A}SH)}$ more than $3\mu\text{s}$ for a minimum of one dummy cycle.

6 : The switching characteristics are defined as $t_{THL} = t_{TLH} = 5\text{ns}$.

7 : Reference levels of input signals are $V_{IH1\text{min}}$, $V_{IH2\text{min}}$ and $V_{IL\text{max}}$. Reference levels for transition time are also between V_{IH1} or V_{IH2} and V_{IL} .

8 : Assumes that $t_{d(R\overline{A}S-\overline{C\overline{A}S})} \geq t_{d(R\overline{A}S-\overline{C\overline{A}S})\text{max}}$. If $t_{d(R\overline{A}S-\overline{C\overline{A}S})} < t_{d(R\overline{A}S-\overline{C\overline{A}S})\text{max}}$, $t_{W(\overline{C\overline{A}S})}$ will be increased by the amount that $t_{d(R\overline{A}S-\overline{C\overline{A}S})}$ has decreased.

9 : The maximum value of $t_{d(R\overline{A}S-\overline{C\overline{A}S})}$ does not define the limit of operation, but is specified as a reference point only; if $t_{d(R\overline{A}S-\overline{C\overline{A}S})}$ is greater than the specified $t_{d(R\overline{A}S-\overline{C\overline{A}S})\text{max}}$ limit, then access time is controlled exclusively by $t_{A(\overline{C\overline{A}S})}$.

SWITCHING CHARACTERISTICS ($T_a = 0 \sim 70^\circ\text{C}$, $V_{DD} = 12\text{V} \pm 10\%$, $V_{CC} = 5\text{V} \pm 10\%$, $V_{SS} = 0\text{V}$, $-5.7\text{V} \leq V_{BB} \leq -4.5\text{V}$, unless otherwise noted)

Read Cycle

Symbol	Parameter	Alternative Symbol	M5K 4116 P-2, S-2		M5K 4116 P-3, S-3		M5K 4116 P-4, S-4		Unit
			Limits		Limits		Limits		
			Min	Max	Min	Max	Min	Max	
$t_{C(RD)}$	Read cycle time	t_{RC}	320		375		410		ns
$t_{SU(RD-\overline{C\overline{A}S})}$	Read set-up time with respect to $\overline{C\overline{A}S}$	t_{RCS}	0		0		0		ns
$t_{H(\overline{C\overline{A}S}-RD)}$	Read hold time with respect to $\overline{C\overline{A}S}$	t_{RCH}	0		0		0		ns
$t_{H(\overline{C\overline{A}S}-\text{OUT})}$	Data-out hold time	t_{OFF}	0	40	0	50	0	60	ns
$t_{A(\overline{C\overline{A}S})}$	$\overline{C\overline{A}S}$ access time (Note 10)	t_{CAC}		100		135		165	ns
$t_{A(\overline{R\overline{A}S})}$	$\overline{R\overline{A}S}$ access time (Note 11)	t_{RAC}		150		200		250	ns

Note 10 : This is the value when $t_{d(R\overline{A}S-\overline{C\overline{A}S})} \geq t_{d(R\overline{A}S-\overline{C\overline{A}S})\text{max}}$. Test conditions : Load = $2TTL$, $C_L = 100\text{pF}$

11 : This is the value when $t_{d(R\overline{A}S-\overline{C\overline{A}S})} < t_{d(R\overline{A}S-\overline{C\overline{A}S})\text{max}}$. When $t_{d(R\overline{A}S-\overline{C\overline{A}S})} \geq t_{d(R\overline{A}S-\overline{C\overline{A}S})\text{max}}$,

$t_{A(\overline{R\overline{A}S})}$ increases by the amount of increase of $t_{d(R\overline{A}S-\overline{C\overline{A}S})}$. Test conditions : Load = $2TTL$, $C_L = 100\text{pF}$

Write Cycle

Symbol	Parameter	Alternative Symbol	M5K 4116 P-2, S-2		M5K 4116 P-3, S-3		M5K 4116 P-4, S-4		Unit
			Limits		Limits		Limits		
			Min	Max	Min	Max	Min	Max	
$t_{C(WR)}$	Write cycle time	t_{RC}	320		375		410		ns
$t_{SU(WR-\overline{C\overline{A}S})}$	Write set-up time with respect to $\overline{C\overline{A}S}$ (Note 12)	t_{WCS}	-20		-20		-20		ns
$t_{H(\overline{C\overline{A}S}-WR)}$	Write hold time with respect to $\overline{C\overline{A}S}$	t_{WCH}	45		55		75		ns
$t_{H(\overline{R\overline{A}S}-WR)}$	Write hold time with respect to $\overline{R\overline{A}S}$	t_{WCR}	95		120		160		ns
$t_{H(WR-\overline{R\overline{A}S})}$	$\overline{R\overline{A}S}$ hold time with respect to write	t_{RWL}	50		70		85		ns
$t_{H(WR-\overline{C\overline{A}S})}$	$\overline{C\overline{A}S}$ hold time with respect to write	t_{CWL}	50		70		85		ns
$t_{W(WR)}$	Write pulse width	t_{WP}	45		55		75		ns
$t_{SU(DA-\overline{C\overline{A}S})}$	Data-in setup time with respect to $\overline{C\overline{A}S}$	t_{DS}	0		0		0		ns
$t_{H(\overline{C\overline{A}S}-DA)}$	Data-in hold time with respect to $\overline{C\overline{A}S}$	t_{DH}	45		55		75		ns
$t_{H(\overline{R\overline{A}S}-DA)}$	Data-in hold time with respect to $\overline{R\overline{A}S}$	t_{DHR}	95		120		160		ns

M5K 4116 P-2, S-2; P-3, S-3; P-4, S-4

16 384-BIT (16 384-WORD BY 1-BIT) DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles

Symbol	Parameter	Alternative symbol	M5K 4116 P-2, S-2		M5K 4116 P-3, S-3		M5K 4116 P-4, S-4		Unit
			Limits		Limits		Limits		
			Min	Max	Min	Max	Min	Max	
$t_{C(RMW)}$	Read-modify-write cycle time	t_{RWC}	320		405		500		ns
$t_{C(RW)}$	Read-write cycle time	t_{RWC}	320		375		425		ns
$t_{h(WR-\overline{RAS})}$	\overline{RAS} hold time with respect to write	t_{RWL}	50		70		85		ns
$t_{h(WR-\overline{CAS})}$	\overline{CAS} hold time with respect to write	t_{CWL}	50		70		85		ns
$t_{W(WR)}$	Write pulse width	t_{WTP}	45		55		75		ns
$t_{SU(RD-\overline{CAS})}$	Read setup time with respect to \overline{CAS}	t_{RCS}	0		0		0		ns
$t_{d(\overline{RAS}-WR)}$	Delay time, \overline{RAS} to write (Note 12)	t_{RWD}	110		145		175		ns
$t_{d(\overline{CAS}-WR)}$	Delay time, \overline{CAS} to write (Note 12)	t_{CWD}	60		80		90		ns
$t_{SU(DA-WR)}$	Data-in set-up time with respect to write	t_{DS}	0		0		0		ns
$t_{h(WR-DA)}$	Data-in hold time with respect to write	t_{DH}	45		55		75		ns
$t_{h(\overline{CAS}-OUT)}$	Data-out hold time with respect to \overline{CAS}	t_{OFF}	0	40	0	50	0	60	ns
$t_a(\overline{CAS})$	\overline{CAS} access time (Note 10)	t_{CAC}		100		135		165	ns
$t_a(\overline{RAS})$	\overline{RAS} access time (Note 11)	t_{RAC}		150		200		250	ns

Note 12 : $t_{SU(WR-\overline{CAS})}$, $t_{d(\overline{RAS}-WR)}$, and $t_{d(\overline{CAS}-WR)}$ do not define the limits of operation, but are included as electrical characteristics only. When $t_{SU(WR-\overline{CAS})} \geq t_{SU(WR-\overline{CAS})min}$, an early-write cycle is performed, and the data output keeps the high-impedance state.

When $t_{d(\overline{RAS}-WR)} \geq t_{d(\overline{RAS}-WR)min}$ and $t_{d(\overline{CAS}-WR)} \geq t_{d(\overline{CAS}-WR)min}$, a read-modify-write cycle is performed, and the data of the selected address will be read out on the data outputs.

For all conditions other than those described above the condition of data output is not defined.

Page-Mode Cycle

Symbol	Parameter	Alternative symbol	M5K 4116 P-2, S-2		M5K 4116 P-3, S-3		M5K 4116 P-4, S-4		Unit
			Limits		Limits		Limits		
			Min	Max	Min	Max	Min	Max	
$t_{C(PG)}$	Page-mode cycle time	t_{PC}	170		225		275		ns
$t_{W(\overline{CAS}H)}$	\overline{CAS} high pulse width	t_{CP}	60		80		100		ns


4




16 384-BIT (16 384-WORD BY 1-BIT) DYNAMIC RAM

TIMING DIAGRAMS

Read Cycle




Write and Early Write Cycles



M5K 4116 P-2, S-2; P-3, S-3; P-4, S-4


16 384-BIT (16 384-WORD BY 1-BIT) DYNAMIC RAM

Read-Write and Read-Modify-Write Cycles



4

RAS-Only Refresh Cycle









Note 13 : $\overline{CAS} = V_{IH1}$. R/W = don't care.

M5K 4116 P-2, S-2; P-3, S-3; P-4, S-4

16 384-BIT (16 384-WORD BY 1-BIT) DYNAMIC RAM

TYPICAL CHARACTERISTICS









4









M5K 4116 P-2, S-2; P-3, S-3; P-4, S-4

16 384-BIT (16 384-WORD BY 1-BIT) DYNAMIC RAM



16 384-BIT (16 384-WORD BY 1-BIT) DYNAMIC RAM



4



M5K 4116 P-2, S-2; P-3, S-3; P-4, S-4

16 384-BIT (16 384-WORD BY 1-BIT) DYNAMIC RAM

