

# NN514265 / NN514265A series

## EDO (Hyper Page) Mode

### CMOS 256K × 16bit Dynamic RAM



## DESCRIPTION

The NN514265/A series is a high performance CMOS Dynamic Random Access Memory organized as 262,144 words by 16 bits. The NN514265/A series is fabricated with advanced CMOS technology and designed with innovative design techniques resulting in high speed, extremely low power and wide operating margins at both component and system levels.

The NN514265/A series features an EDO (Hyper Page) mode operation in which a high speed read, write or read-write is performed on any column address along a row address.

An extremely short row address capture time and an asynchronous column address decoder relax the timing constraints associated with address multiplexing.

Refresh is accomplished by performing  $\overline{\text{RAS}}$  only refresh cycles, hidden refresh cycles,  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycles, or normal read or write cycles on the 512 address combinations of A0 to A8 during a 8 ms period.

Multiplexed address inputs permit The NN514265/A series to be packaged in a standard 40-pin plastic SOJ, 44-pin plastic TSOP TYPEII. The package sizes provide high system bit densities and are compatible with widely available automated testing and insertion equipment. System level features include single power supply of 5V ±10% tolerance and direct interface with high performance TTL logic families.

## FEATURES

- 262,144 × 16 bit Organization
- Single 5V ±10% Power Supply
- Performance Ranges

### NN514265

Parameter	-45	-50	-60	-70
Max. $\overline{\text{RAS}}$ Access Time ( $t_{\text{RAC}}$ )	45ns	50ns	60ns	70ns
Max. $\overline{\text{CAS}}$ Access Time ( $t_{\text{CAC}}$ )	15ns	15ns	15ns	20ns
Max. Column Address Access Time ( $t_{\text{AA}}$ )	23ns	25ns	30ns	35ns
Min. Read/Write Cycle Time ( $t_{\text{RC}}$ )	80ns	90ns	110ns	130ns


### NN514265A

Parameter	-35	-40	-45	-50	-60
Max. $\overline{\text{RAS}}$ Access Time ( $t_{\text{RAC}}$ )	35ns	40ns	45ns	50ns	60ns
Max. $\overline{\text{CAS}}$ Access Time ( $t_{\text{CAC}}$ )	10ns	10ns	13ns	13ns	15ns
Max. Column Address Access Time ( $t_{\text{AA}}$ )	19ns	21ns	23ns	25ns	30ns
Min. Read/Write Cycle Time ( $t_{\text{RC}}$ )	60ns	75ns	80ns	84ns	104ns


- EDO (Hyper Page) Mode Operation
  - Separate  $\overline{\text{CAS}}$  ( $\overline{\text{UCAS}}$ ,  $\overline{\text{LCAS}}$ ) for Byte Selection
  - Byte Read/Write Mode Operation
  - Low Power Operation
    - Low Standby Current (CMOS level inputs)
      - Standard 1mA
      - L version 100µA
  - 512 Refresh Cycles
    - Standard distributed across 8ms
    - L version distributed across 128ms
  - Self Refresh Mode (L version)
  - All inputs/Outputs and Clocks fully TTL and CMOS compatible
  - Refresh Modes
    - $\overline{\text{RAS}}$  only
    - $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$
    - Hidden Refresh
  - High Reliability Package
    - Plastic 40pin SOJ (P40SJ-2B)
    - Plastic 44pin TSOP TYPEII (P44/40TP-3B)
    - (P44/40TP-3B-L)\*
- \*Note: Only for NN514265A

9005650 0001253 828

**PIN CONFIGURATION (TOP VIEW)**



40-pin SOJ ( 400mil )  
P40SJ-2B




44/40-pin TSOP TYPE ( II )  
( 400mil )  
P44/40TP-3B  
P44/40TP-3B-L\*

\*Note: Only for NN514265A

**PIN NAMES**

A0-A8	Address Inputs
RAS	Row Address Strobe
UCAS	Column Address Strobe Upper Byte Control
LCAS	Column Address Strobe Lower Byte Control
OE	Output Enable
I/O1-I/O16	Data-in / Data-out
WE	Write Enable
V <sub>CC</sub>	+5V Supply
V <sub>SS</sub>	Ground
NC	No Connection

**FUNCTIONAL BLOCK DIAGRAM**



**ABSOLUTE MAXIMUM RATINGS**

RATING	SYMBOL	VALUE	UNIT
Voltage on Any Pin Relative to $V_{SS}$	$V_{in}, V_{out}$	-1 to 7	V
Voltage on $V_{CC}$ Relative to $V_{SS}$	$V_{CC}$	-1 to 7	V
Storage Temperature (Plastic)	$T_{stg}$	-55 to +125	°C
Power Dissipation	$P_d$	1.0	W
Ambient Operating Temperature	$T_a$	0 to +70	°C
Short Circuit Output Current	$I_{out}$	50	mA

Permanent device damage can occur if absolute maximum ratings are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods can affect device reliability.

**DC OPERATING CONDITIONS**

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
$V_{CC}$	Supply Voltage	4.5	5.0	5.5	V
$V_{SS}$	Supply Voltage	0	0	0	V
$V_{IH}$	Input High Voltage, All Inputs	2.4	—	6.5	V
$V_{IL}$	Input Low Voltage, All Inputs	-0.5	—	0.8	V

Note: All voltage values in this data sheet are with respect to  $V_{SS}$  unless otherwise specified.

9005650 0001255 6T0

**NN514265 / NN514265A series**  
**CMOS 256K × 16bit Dynamic RAM**

**DC ELECTRICAL CHARACTERISTICS (0°C ≤ Ta ≤ 70°C, V<sub>CC</sub> = 5.0V ±10%)**  
**(NN514265)**

SYMBOL	PARAMETER	SPEED	MIN.	MAX.	UNIT	TEST CONDITIONS	NOTES
I <sub>CC1</sub>	Operating Current	-45		180	mA	t <sub>RC</sub> = t <sub>RC</sub> (min.) RAS, CAS, Address cycling	1, 2
		-50		160	mA		
		-60		150	mA		
		-70		130	mA		
I <sub>CC2</sub>	Standby Current			1.0	mA	RAS = $\overline{\text{CAS}} \geq (V_{CC} - 0.2V)$	
				2.0	mA	RAS = CAS ≥ V <sub>IH</sub>	
I <sub>CC3</sub>	Refresh Current (RAS only refresh)	-45		180	mA	t <sub>RC</sub> = t <sub>RC</sub> (min.) RAS cycling, $\overline{\text{CAS}} = V_{IH}$	1
		-50		160	mA		
I <sub>CC4</sub>	EDO (Hyper Page) Mode Current	-45		125	mA	t <sub>HPC</sub> = t <sub>HPC</sub> (min.) RAS = V <sub>IL</sub> CAS, Address cycling	1,2
		-50		120	mA		
		-60		110	mA		
		-70		100	mA		
I <sub>CC5</sub>	Refresh Current (CAS before RAS refresh)	-45		180	mA	t <sub>RC</sub> = t <sub>RC</sub> (min.) RAS, CAS cycling	1
		-50		160	mA		
		-60		150	mA		
		-70		130	mA		
I <sub>CC6</sub>	Refresh Current (L version : CAS before RAS refresh)			150	μA	512 cycles / 128ms t <sub>RAS</sub> ≤ 200ns, WE ≥ (V <sub>CC</sub> - 0.2V) All other inputs are stable at (V <sub>CC</sub> - 0.2V) or (V <sub>SS</sub> + 0.2V)	
I <sub>CC7</sub>	Self Refresh Mode Current (L version)			150	μA	RAS = CAS ≤ (V <sub>SS</sub> + 0.2V) All other input high levels are (V <sub>CC</sub> - 0.2V) or input low levels are (V <sub>SS</sub> + 0.2V)	
I <sub>L1</sub>	Input Leakage Current (Any input pin)		-10	10	μA	0V ≤ V <sub>IH</sub> ≤ 5.5V, Others = 0V	
I <sub>L0</sub>	Output Leakage Current (For high impedance state)		-10	10	μA	RAS ≥ V <sub>IH</sub> (min.), $\overline{\text{CAS}} \geq V_{IH}(\text{min.})$ 0V ≤ V <sub>OUT</sub> ≤ 5.5V	
V <sub>OH</sub>	Output High Voltage		2.4		V	I <sub>OH</sub> = -5.0 mA	
V <sub>OL</sub>	Output Low Voltage			0.4	V	I <sub>OL</sub> = 4.2 mA	

- Notes: 1. I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC5</sub> depend on cycle rate.  
2. I<sub>CC1</sub> and I<sub>CC4</sub> depend on output loading. Specified values are obtained with the outputs open.

**CAPACITANCE (0°C ≤ Ta ≤ 70°C, V<sub>CC</sub> = 5.0V ±10%, f = 1MHz)**

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C <sub>IN1</sub>	Address(A0 ~ A8)	—	5	pF
C <sub>IN2</sub>	RAS, UCAS, LCAS, WE, OE	—	5	pF
C <sub>OUT</sub>	I/O1 ~ I/O16	—	7	pF

9005650 0001256 537

**DC ELECTRICAL CHARACTERISTICS (0°C ≤ Ta ≤ 70°C, V<sub>CC</sub> = 5.0V ±10%)**  
**(NN514265A)**

SYMBOL	PARAMETER	SPEED	MIN.	MAX.	UNIT	TEST CONDITIONS	NOTES
I <sub>CC1</sub>	Operating Current	-35		180	mA	t <sub>RC</sub> = t <sub>RC</sub> (min.) RAS, CAS, Address cycling	1, 2
		-40		160	mA		
		-45		140	mA		
		-50		120	mA		
		-60		100	mA		
I <sub>CC2</sub>	Standby Current			1.0	mA	RAS = CAS ≥ (V <sub>CC</sub> - 0.2V)	
				2.0	mA	RAS = CAS ≥ V <sub>IH</sub>	
	Standby Current (L version)			150	μA	RAS = CAS ≥ (V <sub>CC</sub> - 0.2V) All other inputs are stable at (V <sub>CC</sub> - 0.2V) or (V <sub>SS</sub> + 0.2V)	
I <sub>CC3</sub>	Refresh Current (RAS only refresh)	-35		180	mA	t <sub>RC</sub> = t <sub>RC</sub> (min.) RAS cycling, CAS = V <sub>IH</sub>	1
		-40		160	mA		
		-45		140	mA		
		-50		120	mA		
		-60		100	mA		
I <sub>CC4</sub>	EDO (Hyper Page) Mode Current	-35		110	mA	t <sub>HPC</sub> = t <sub>HPC</sub> (min.) RAS = V <sub>IL</sub> CAS, Address cycling	1, 2
		-40		100	mA		
		-45		90	mA		
		-50		80	mA		
		-60		70	mA		
I <sub>CC5</sub>	Refresh Current (CAS before RAS refresh)	-35		180	mA	t <sub>RC</sub> = t <sub>RC</sub> (min.) RAS, CAS cycling	1
		-40		160	mA		
		-45		140	mA		
		-50		120	mA		
		-60		100	mA		
I <sub>CC6</sub>	Refresh Current (L version: CAS before RAS refresh)			200	μA	512 cycles / 128ms t <sub>RAS</sub> ≤ 200ns, WE ≥ (V <sub>CC</sub> - 0.2V) All other inputs are stable at (V <sub>CC</sub> - 0.2V) or (V <sub>SS</sub> + 0.2V)	
I <sub>CC7</sub>	Self Refresh Mode Current (L version)			200	μA	RAS = CAS ≤ (V <sub>SS</sub> + 0.2V) All other input high levels are (V <sub>CC</sub> - 0.2V) or input low levels are (V <sub>SS</sub> + 0.2V)	
I <sub>L1</sub>	Input Leakage Current (Any input pin)		-10	10	μA	0V ≤ V <sub>IH</sub> ≤ 5.5V, Others = 0V	
I <sub>L0</sub>	Output Leakage Current (For high impedance state)		-10	10	μA	RAS ≥ V <sub>IH</sub> (min.), CAS ≥ V <sub>IH</sub> (min.) 0V ≤ V <sub>OUT</sub> ≤ 5.5V	
V <sub>OH</sub>	Output High Voltage		2.4		V	I <sub>OH</sub> = -5.0 mA	
V <sub>OL</sub>	Output Low Voltage			0.4	V	I <sub>OL</sub> = 4.2 mA	

Notes: 1. I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub> and I<sub>CC5</sub> depend on cycle rate.

2. I<sub>CC1</sub> and I<sub>CC4</sub> depend on output loading. Specified values are obtained with the outputs open.

**CAPACITANCE (0°C ≤ Ta ≤ 70°C, V<sub>CC</sub> = 5.0V ±10%, f = 1MHz)**

SYMBOL	PARAMETER	MIN.	MAX.	UNIT
C <sub>IN1</sub>	Address(A0 ~ A8)	—	5	pF
C <sub>IN2</sub>	RAS, UCAS, LCAS, WE, OE	—	5	pF
C <sub>OUT</sub>	I/O1~I/O16	—	7	pF

**NN514265 / NN514265A series**  
**CMOS 256K × 16bit Dynamic RAM**

**AC ELECTRICAL CHARACTERISTICS**

Test conditions :  $V_{IH}/V_{IL} = 2.4V/0.8V$   $V_{OH}/V_{OL} = 2.0V/0.8V$  output loading  $C_L = 100pF + 2TTL$

Operating conditions : (0 °C ≤ T<sub>a</sub> ≤ 70 °C, V<sub>CC</sub> = 5 V ± 10%, V<sub>SS</sub> = 0 V) (NOTES 3, 4, 5)

(NN514265)

NO.	NOTES		PARAMETER	-45		-50		-60		-70		UNIT	NOTE
	JEDEC	STD.		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	t <sub>CL1QV</sub>	t <sub>CAC</sub>	Access Time from CAS	—	15	—	15	—	15	—	20	ns	6,13
2	t <sub>CH2QV</sub>	t <sub>CPA</sub>	Access Time from CAS Precharge	—	28	—	30	—	35	—	40	ns	13,14
3	t <sub>AVQV</sub>	t <sub>AA</sub>	Access Time from Column Address	—	23	—	25	—	30	—	35	ns	7,13
4	t <sub>RL1QV</sub>	t <sub>RAC</sub>	Access Time from RAS	—	45	—	50	—	60	—	70	ns	6,7
5	t <sub>RL1CH1</sub>	t <sub>CSH</sub>	CAS Hold Time	30	—	35	—	40	—	55	—	ns	
6	t <sub>RL1CX</sub>	t <sub>CHS</sub>	CAS Hold Time (Self Refresh Mode)	-50	—	-50	—	-50	—	-50	—	ns	
7	t <sub>RL1CH1</sub>	t <sub>CHR</sub>	CAS Hold Time (CAS before RAS Refresh)	8	—	8	—	10	—	10	—	ns	
8	t <sub>CH2CL2</sub>	t <sub>CPN</sub>	CAS Precharge Time (CAS before RAS Refresh)	8	—	8	—	10	—	10	—	ns	
9	t <sub>CH2CL2</sub>	t <sub>CP</sub>	CAS Precharge Time (EDO (Hyper Page) Mode)	5	—	5	—	5	—	5	—	ns	14
10	t <sub>CL1CH1</sub>	t <sub>CAS</sub>	CAS Pulse Width	8	100K	8	100K	10	100K	15	100K	ns	
11	t <sub>CL1RL2</sub>	t <sub>CSR</sub>	CAS Setup Time (CAS before RAS Refresh)	5	—	5	—	5	—	5	—	ns	
12	t <sub>CL1QX</sub>	t <sub>CLZ</sub>	CAS to Output in Low-Z	0	—	0	—	0	—	0	—	ns	8
13	t <sub>CH2RL2</sub>	t <sub>CRP</sub>	CAS to RAS Precharge Time	5	—	5	—	5	—	5	—	ns	
14	t <sub>CL1WL2</sub>	t <sub>CWD</sub>	CAS to WE Delay Time	35	—	35	—	35	—	50	—	ns	11
15	t <sub>CL1AX</sub>	t <sub>CAH</sub>	Column Address Hold Time	8	—	8	—	10	—	15	—	ns	
16	t <sub>RL1AX</sub>	t <sub>AR</sub>	Column Address Hold Time Referenced to RAS	30	—	35	—	40	—	40	—	ns	
17	t <sub>AVCL2</sub>	t <sub>ASC</sub>	Column Address Setup Time	0	—	0	—	0	—	0	—	ns	14
18	t <sub>AVCH1</sub>	t <sub>CAL</sub>	Column Address to CAS Lead Time	13	—	13	—	18	—	23	—	ns	
19	t <sub>AVRH1</sub>	t <sub>RAL</sub>	Column Address to RAS Lead Time	22	—	24	—	30	—	35	—	ns	
20	t <sub>AVWL2</sub>	t <sub>AWD</sub>	Column Address to WE Delay Time	48	—	50	—	50	—	65	—	ns	11
21	t <sub>CL1DX</sub> t <sub>WL1DX</sub>	t <sub>DH</sub>	Data Hold Time	8	—	8	—	10	—	10	—	ns	12
22	t <sub>CL2QX</sub>	t <sub>DHC</sub>	Data Output Hold Time (EDO (Hyper Page) Mode)	0	—	0	—	0	—	0	—	ns	
23	t <sub>DVCL2</sub> t <sub>DVWL2</sub>	t <sub>DS</sub>	Data Setup Time	0	—	0	—	0	—	0	—	ns	12
24	t <sub>OL1QV</sub>	t <sub>OEA</sub>	OE Access Time	—	13	—	13	—	15	—	20	ns	
25	t <sub>WL1OL2</sub>	t <sub>OEH</sub>	OE Command Hold Time	13	—	13	—	15	—	20	—	ns	
26	t <sub>GH2GL2</sub>	t <sub>OPZ</sub>	OE Pulse Width for Output Disable When CAS High	5	—	7	—	7	—	7	—	ns	
27	t <sub>GL1CH1</sub>	t <sub>OCS</sub>	OE Setup Time to CAS High	5	—	7	—	7	—	7	—	ns	
28	t <sub>GL1RH1</sub>	t <sub>ORH</sub>	OE Setup Time to RAS High	5	—	7	—	7	—	7	—	ns	
29	t <sub>CH2QV</sub>	t <sub>OED</sub>	OE to Data Delay Time	7	—	8	—	10	—	10	—	ns	
30	t <sub>GL2QX</sub>	t <sub>OLZ</sub>	OE to Output in low-Z	0	—	0	—	0	—	0	—	ns	
31	t <sub>CH2QZ</sub>	t <sub>OFF</sub>	Output Buffer Turn-off Delay Time	0	12	0	13	0	15	0	15	ns	10
32	t <sub>OH2QX</sub>	t <sub>OEZ</sub>	Output Buffer Turn-off Delay Time Referenced to OE	0	10	0	10	0	15	0	15	ns	
33	t <sub>RHQZ</sub>	t <sub>OFFR</sub>	Output Buffer Turn-off Delay Time Referenced to RAS	0	12	0	13	0	15	0	15	ns	16

9005650 0001258 30T

NO.	SYMBOL		PARAMETER	-45		-50		-60		-70		UNIT	NOTE
	JEDEC	STD.		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
34	t <sub>WL2QZ</sub>	t <sub>WEZ</sub>	Output Buffer Turn-off Delay Time Referenced to WE	0	12	0	13	0	15	0	15	ns	
35	t <sub>CL1RH1</sub>	t <sub>RSH</sub>	RAS Hold Time	13	—	13	—	15	—	20	—	ns	
36	t <sub>CL1RH1</sub>	t <sub>ROH</sub>	RAS Hold Time Referenced to OE	8	—	8	—	10	—	10	—	ns	
37	t <sub>CH2RH1</sub>	t <sub>RHCP</sub>	RAS Hold Time Referenced CAS Precharge	28	—	30	—	35	—	40	—	ns	
38	t <sub>RH2RL2</sub>	t <sub>RP</sub>	RAS Precharge Time	25	—	25	—	30	—	40	—	ns	
39	t <sub>RH2RL2</sub>	t <sub>RPS</sub>	RAS Precharge Time (Self Refresh Mode)	80	—	90	—	110	—	130	—		
40	t <sub>RL1RH1</sub>	t <sub>RAS</sub>	RAS Pulse Width	45	100K	50	100K	60	100K	70	100K	ns	
41	t <sub>RL1RH1</sub>	t <sub>RASS</sub>	RAS Pulse Width (Self Refresh Mode)	300	—	300	—	300	—	300	—	μs	
42	t <sub>RL1RH1</sub>	t <sub>RASP</sub>	RAS Pulse Width (EDO (Hyper Page) Mode)	45	100K	50	100K	60	100K	70	100K	ns	
43	t <sub>RL1CL1</sub>	t <sub>RCD</sub>	RAS to CAS Delay Time	13	30	13	35	13	45	13	50	ns	6
44	t <sub>RH2CL2</sub>	t <sub>RPC</sub>	RAS to CAS Precharge Time	10	—	10	—	10	—	10	—	ns	
45	t <sub>RL1AV</sub>	t <sub>RAD</sub>	RAS to Column Address Delay Time	11	20	11	23	11	30	11	35	ns	7
46	t <sub>RL2QX</sub>	t <sub>RLZ</sub>	RAS To Output in Low-Z	0	—	0	—	0	—	0	—	ns	
47	t <sub>RL1WL2</sub>	t <sub>RWD</sub>	RAS to WE Delay Time	60	—	65	—	75	—	100	—	ns	11
48	t <sub>CH2WL2</sub>	t <sub>RCH</sub>	Read Command Hold Time	0	—	0	—	0	—	0	—	ns	9
49	t <sub>RH2WL2</sub>	t <sub>RRH</sub>	Read Command Hold Time Referenced to RAS	5	—	5	—	5	—	5	—	ns	9
50	t <sub>WH2CL2</sub>	t <sub>RCS</sub>	Read Command Setup Time	0	—	0	—	0	—	0	—	ns	
51	t <sub>RL2RL2</sub>	t <sub>RC</sub>	Random Read or Write Cycle Time	80	—	90	—	110	—	130	—	ns	
52	t <sub>CL2CL2</sub>	t <sub>HPC</sub>	Read or Write Cycle Time (EDO (Hyper Page) Mode)	20	—	20	—	25	—	30	—	ns	13,14
53	t <sub>RL2RL2</sub>	t <sub>RMW</sub>	Read-Modify-Write Cycle Time	120	—	125	—	135	—	185	—	ns	
54	t <sub>CL2CL2</sub>	t <sub>PRMW</sub>	Read-Modify-Write Cycle Time (EDO (Hyper Page) Mode)	57	—	57	—	66	—	95	—	ns	13,14
55	t <sub>REF</sub>	t <sub>REF</sub>	Refresh Period	—	8	—	8	—	8	—	8	ms	15
56	t <sub>RL1AX</sub>	t <sub>RAH</sub>	Row Address Hold Time	8	—	8	—	8	—	8	—	ns	
57	t <sub>AVRL2</sub>	t <sub>ASR</sub>	Row Address Setup Time	0	—	0	—	0	—	0	—	ns	
58	t <sub>T</sub>	t <sub>T</sub>	Transition Time (Rise and Fall)	2	50	2	50	2	50	2	50	ns	4,5
59	t <sub>WL1WH1</sub>	t <sub>WPZ</sub>	WE Pulse Width for Disable When CAS High	5	—	7	—	7	—	7	—	ns	
60	t <sub>CL1WH1</sub>	t <sub>WCH</sub>	Write Command Hold Time	8	—	8	—	10	—	15	—	ns	
61	t <sub>WL1WH1</sub>	t <sub>WP</sub>	Write Command Pulse Width	8	—	8	—	10	—	15	—	ns	
62	t <sub>WL1CL2</sub>	t <sub>WCS</sub>	Write Command Setup Time	0	—	0	—	0	—	0	—	ns	11
63	t <sub>WL1CH1</sub>	t <sub>CWL</sub>	Write Command to CAS Lead Time	8	—	8	—	15	—	20	—	ns	
64	t <sub>WL1RH1</sub>	t <sub>RWL</sub>	Write Command to RAS Lead Time	8	—	8	—	10	—	20	—	ns	

**A.C. ELECTRICAL CHARACTERISTICS**

Test conditions :  $V_{IH} / V_{IL} = 2.4V / 0.8V$   $V_{OH} / V_{OL} = 2.0V / 0.8V$  output loading  $C_L = 50pF + 1TTL$

Operating conditions : (  $0^\circ C \leq T_a \leq 70^\circ C$ ,  $V_{CC} = 5V \pm 10\%$ ,  $V_{SS} = 0V$ ) (NOTES 3, 4, 5)

(NN514265A)

NO.	NOTES		PARAMETER	-35		-40		-45		-50		-60		UNIT	NOTE
	JEDEC	STD.		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	t <sub>CL1QV</sub>	t <sub>CAC</sub>	Access Time from CAS	—	10	—	10	—	15	—	15	—	15	ns	6,13
2	t <sub>CH2QV</sub>	t <sub>CPA</sub>	Access Time from CAS Precharge	—	21	—	23	—	28	—	30	—	35	ns	13,14
3	t <sub>AVQV</sub>	t <sub>AA</sub>	Access Time from Column Address	—	19	—	21	—	23	—	25	—	30	ns	7,13
4	t <sub>RL1QV</sub>	t <sub>RAC</sub>	Access Time from RAS	—	35	—	40	—	45	—	50	—	60	ns	6,7
5	t <sub>RL1CH1</sub>	t <sub>CSH</sub>	CAS Hold Time	27	—	30	—	30	—	35	—	40	—	ns	
6	t <sub>RL1CX</sub>	t <sub>CHS</sub>	CAS Hold Time (Self Refresh Mode)	-50	—	-50	—	-50	—	-50	—	-50	—	ns	
7	t <sub>RL1CH1</sub>	t <sub>CHR</sub>	CAS Hold Time (CAS before RAS Refresh)	8	—	8	—	8	—	8	—	10	—	ns	
8	t <sub>CH2CL2</sub>	t <sub>CPN</sub>	CAS Precharge Time (CAS before RAS Refresh)	5	—	7	—	8	—	8	—	10	—	ns	
9	t <sub>CH2CL2</sub>	t <sub>CP</sub>	CAS Precharge Time (EDO (Hyper Page) Mode)	5	—	5	—	5	—	5	—	5	—	ns	14
10	t <sub>CL1CH1</sub>	t <sub>CAS</sub>	CAS Pulse Width	6	100K	6	100K	8	100K	8	100K	10	100K	ns	
11	t <sub>CL1RL2</sub>	t <sub>CSR</sub>	CAS Setup Time (CAS before RAS Refresh)	5	—	5	—	5	—	5	—	5	—	ns	
12	t <sub>CL1QX</sub>	t <sub>CLZ</sub>	CAS to Output in Low-Z	0	—	0	—	0	—	0	—	0	—	ns	8
13	t <sub>CH2RL2</sub>	t <sub>CRP</sub>	CAS to RAS Precharge Time	5	—	5	—	5	—	5	—	5	—	ns	
14	t <sub>CL1WL2</sub>	t <sub>CWD</sub>	CAS to WE Delay Time	20	—	20	—	35	—	35	—	35	—	ns	11
15	t <sub>CL1AX</sub>	t <sub>CAH</sub>	Column Address Hold Time	6	—	6	—	8	—	8	—	10	—	ns	
16	t <sub>RL1AX</sub>	t <sub>AR</sub>	Column Address Hold Time Referenced to RAS	25	—	28	—	30	—	35	—	40	—	ns	
17	t <sub>AVCL2</sub>	t <sub>ASC</sub>	Column Address Setup Time	0	—	0	—	0	—	0	—	0	—	ns	14
18	t <sub>AVCH1</sub>	t <sub>CAL</sub>	Column Address to CAS Lead Time	9	—	11	—	13	—	13	—	18	—	ns	
19	t <sub>AVRH1</sub>	t <sub>RAL</sub>	Column Address to RAS Lead Time	18	—	20	—	22	—	24	—	30	—	ns	
20	t <sub>AVWL2</sub>	t <sub>AWD</sub>	Column Address to WE Delay Time	29	—	31	—	48	—	50	—	50	—	ns	11
21	t <sub>CL1DX</sub> t <sub>WL1DX</sub>	t <sub>DH</sub>	Data Hold Time	6	—	6	—	8	—	8	—	10	—	ns	12
22	t <sub>CL2QX</sub>	t <sub>DHC</sub>	Data Output Hold Time (EDO (Hyper Page) Mode)	0	—	0	—	0	—	0	—	0	—	ns	
23	t <sub>DVCL2</sub> t <sub>DVWL2</sub>	t <sub>DS</sub>	Data Setup Time	0	—	0	—	0	—	0	—	0	—	ns	12
24	t <sub>OL1QV</sub>	t <sub>OEA</sub>	OE Access Time	—	10	—	10	—	13	—	13	—	15	ns	
25	t <sub>WL1OL2</sub>	t <sub>OEH</sub>	OE Command Hold Time	5	—	5	—	13	—	13	—	15	—	ns	
26	t <sub>GH2GL2</sub>	t <sub>OPZ</sub>	OE Pulse Width for Output Disable When CAS High	5	—	5	—	5	—	7	—	7	—	ns	
27	t <sub>GL1CH1</sub>	t <sub>OCS</sub>	OE Setup Time to CAS High	5	—	5	—	5	—	7	—	7	—	ns	
28	t <sub>GL1RH1</sub>	t <sub>ORS</sub>	OE Setup Time to RAS High	5	—	5	—	5	—	7	—	7	—	ns	
29	t <sub>CH2QV</sub>	t <sub>OED</sub>	OE to Data Delay Time	5	—	6	—	7	—	8	—	10	—	ns	
30	t <sub>GL2QX</sub>	t <sub>OLZ</sub>	OE to Output in low-Z	0	—	0	—	0	—	0	—	0	—	ns	
31	t <sub>CH2QZ</sub>	t <sub>OFF</sub>	Output Buffer Turn-off Delay Time	0	8	0	10	0	12	0	13	0	15	ns	10
32	t <sub>CH2QX</sub>	t <sub>OEZ</sub>	Output Buffer Turn-off Delay Time Referenced to OE	0	8	0	8	0	10	0	10	0	15	ns	




NO.	SYMBOL		PARAMETER	-35		-40		-45		-50		-60		UNIT	NOTE
	JEDEC	STD.		MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
33	t <sub>RHQZ</sub>	t <sub>OFR</sub>	Output Buffer Turn-off Delay Time Referenced to $\overline{\text{RAS}}$	0	8	0	10	0	12	0	13	0	15	ns	16
34	t <sub>WL2OZ</sub>	t <sub>WEZ</sub>	Output Buffer Turn-off Delay Time Referenced to WE	0	12	0	12	0	12	0	13	0	15	ns	
35	t <sub>CL1RH1</sub>	t <sub>RSH</sub>	RAS Hold Time	8	—	8	—	13	—	13	—	15	—	ns	
36	t <sub>OL1RH1</sub>	t <sub>ROH</sub>	RAS Hold Time Referenced to $\overline{\text{OE}}$	7	—	8	—	8	—	8	—	10	—	ns	
37	t <sub>CH2RH1</sub>	t <sub>RHCP</sub>	RAS Hold Time Referenced CAS Precharge	24	—	26	—	28	—	30	—	35	—	ns	
38	t <sub>RH2RL2</sub>	t <sub>RP</sub>	RAS Precharge Time	20	—	25	—	25	—	25	—	30	—	ns	
39	t <sub>RH2RL2</sub>	t <sub>RPS</sub>	RAS Precharge Time (Self Refresh Mode)	60	—	70	—	80	—	90	—	110	—	ns	
40	t <sub>RL1RH1</sub>	t <sub>RAS</sub>	RAS Pulse Width	35	100K	40	100K	45	100K	50	100K	60	100K	ns	
41	t <sub>RL1RH1</sub>	t <sub>RASS</sub>	RAS Pulse Width (Self Refresh Mode)	300	—	300	—	300	—	300	—	300	—	μs	
42	t <sub>RL1RH1</sub>	t <sub>RASP</sub>	RAS Pulse Width (EDO (Hyper Page) Mode)	35	100K	40	100K	45	100K	50	100K	60	100K	ns	
43	t <sub>RL1CL1</sub>	t <sub>RCD</sub>	RAS to CAS Delay Time	11	25	12	30	13	30	13	35	13	45	ns	6
44	t <sub>RH2CL2</sub>	t <sub>RPC</sub>	RAS to CAS Precharge Time	0	—	0	—	10	—	10	—	10	—	ns	
45	t <sub>RL1AV</sub>	t <sub>RAD</sub>	RAS to Column Address Delay Time	9	16	10	19	11	20	11	23	11	30	ns	7
46	t <sub>RL2OZ</sub>	t <sub>RLZ</sub>	RAS To Output in Low-Z	0	—	0	—	0	—	0	—	0	—	ns	
47	t <sub>RL1WL2</sub>	t <sub>RWD</sub>	RAS to $\overline{\text{WE}}$ Delay Time	45	—	50	—	60	—	65	—	75	—	ns	11
48	t <sub>CH2WL2</sub>	t <sub>RCH</sub>	Read Command Hold Time	0	—	0	—	0	—	0	—	0	—	ns	9
49	t <sub>RH2WL2</sub>	t <sub>RRH</sub>	Read Command Hold Time Referenced to RAS	5	—	5	—	5	—	5	—	5	—	ns	9
50	t <sub>WH2CL2</sub>	t <sub>RCS</sub>	Read Command Setup Time	0	—	0	—	0	—	0	—	0	—	ns	
51	t <sub>RL2RL2</sub>	t <sub>RC</sub>	Random Read or Write Cycle Time	60	—	75	—	80	—	84	—	104	—	ns	
52	t <sub>CL2CL2</sub>	t <sub>HPC</sub>	Read or Write Cycle Time (EDO (Hyper Page) Mode)	13	—	15	—	20	—	20	—	25	—	ns	13,14
53	t <sub>RL2RL2</sub>	t <sub>RMW</sub>	Read-Modify-Write Cycle Time	80	—	100	—	120	—	125	—	135	—	ns	
54	t <sub>CL2CL2</sub>	t <sub>PRMW</sub>	Read-Modify-Write Cycle Time (EDO (Hyper Page) Mode)	52	—	55	—	57	—	57	—	66	—	ns	13,14
55	t <sub>REF</sub>	t <sub>REF</sub>	Refresh Period	—	8	—	8	—	8	—	8	—	8	ms	15
56	t <sub>RL1AX</sub>	t <sub>RAH</sub>	Row Address Hold Time	7	—	8	—	8	—	8	—	8	—	ns	
57	t <sub>AVRL2</sub>	t <sub>ASR</sub>	Row Address Setup Time	0	—	0	—	0	—	0	—	0	—	ns	
58	t <sub>T</sub>	t <sub>T</sub>	Transition Time (Rise and Fall)	2	50	2	50	2	50	2	50	2	50	ns	4,5
59	t <sub>WL1WH1</sub>	t <sub>WPZ</sub>	$\overline{\text{WE}}$ Pulse Width for Disable When CAS High	5	—	5	—	5	—	7	—	7	—	ns	
60	t <sub>CL1WH1</sub>	t <sub>WCH</sub>	Write Command Hold Time	6	—	6	—	8	—	8	—	10	—	ns	
61	t <sub>WL1WH1</sub>	t <sub>WP</sub>	Write Command Pulse Width	6	—	6	—	8	—	8	—	10	—	ns	
62	t <sub>WL1CL2</sub>	t <sub>WCS</sub>	Write Command Setup Time	0	—	0	—	0	—	0	—	0	—	ns	11
63	t <sub>WL1CH1</sub>	t <sub>CWL</sub>	Write Command to CAS Lead Time	6	—	6	—	8	—	8	—	15	—	ns	
64	t <sub>WL1RH1</sub>	t <sub>RWL</sub>	Write Command to $\overline{\text{RAS}}$ Lead Time	8	—	8	—	8	—	8	—	10	—	ns	


**Notes:**

3. Eight Initialization Cycles are required following a 200 $\mu$ s pause after Power Up. These Initialization Cycles may consist of any combination of the following : RAS only refresh Cycles, Read Cycles, Write Cycles, CAS before RAS refresh Cycles.
4. AC measurements assume  $t_1=3$ ns.
5.  $V_{IH}(\text{min.})$  and  $V_{IL}(\text{max.})$  are reference levels for measuring timing of input signals. Also, transition times are measured between  $V_{IH}$  and  $V_{IL}$ .
6. Operation within the  $t_{RCD}(\text{max.})$  limit ensures that  $t_{RAC}(\text{max.})$  can be met.  $t_{RCD}(\text{max.})$  is specified as a reference point only. If  $t_{RCD}$  is greater than the specified  $t_{RCD}(\text{max.})$  limit, then access time is controlled by  $t_{CAC}$ .
7. Operation within the  $t_{RAD}(\text{max.})$  limit ensures that  $t_{RAC}(\text{max.})$  can be met.  $t_{RAD}(\text{max.})$  is specified as a reference point only. If  $t_{RAD}$  is greater than the specified  $t_{RAD}(\text{max.})$  limit, then access time is controlled by  $t_{AA}$ .
8. Assumes three state test load (5pF and a 220 ohm to 1.3V Thevenin equivalent).
9. Either  $t_{RCH}$  or  $t_{RRH}$  must be satisfied for a read cycle.
10.  $t_{OFF}(\text{max.})$  defines the time at which the output achieves an open circuit condition and is not referenced to output voltage levels.
11.  $t_{WCS}$ ,  $t_{RWD}$ ,  $t_{CWD}$  and  $t_{AWD}$  are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If  $t_{WCS} \geq t_{WCS}(\text{min.})$ , the cycle is an early write cycle and data-out pins will remain open circuit (high impedance) throughout the entire cycle. If  $t_{RWD} \geq t_{RWD}(\text{min.})$ ,  $t_{CWD} \geq t_{CWD}(\text{min.})$  and  $t_{AWD} \geq t_{AWD}(\text{min.})$ , the cycle is a read-modify-write cycle and the data-out will contain data read from the selected cell. If neither of the above conditions is satisfied, the condition of the data-out (at access time) is indeterminate.
12. These parameters are referenced to CAS leading edge in early write cycles and to  $\overline{WE}$  leading edge in read-modify-write cycles.
13. Access time is determined by the longer of  $t_{AA}$ ,  $t_{CAC}$ , or  $t_{CPA}$ .
14.  $t_{ASC} \geq t_{CP}$  to achieve  $t_{PC}(\text{min.})$  and  $t_{CPA}(\text{max.})$  values.
15.  $t_{REF}=128$ msec for Long Refresh version (L version).
16.  $t_{OFF}$  applies only when CAS is high.

WORD READ CYCLE




**BYTE READ CYCLE**




9005650 0001264 603

WORD WRITE CYCLE (EARLY WRITE)




**BYTE WRITE CYCLE (EARLY WRITE)**




9005650 0001266 486

WORD WRITE CYCLE (OE-CONTROLLED WRITE)




**BYTE WRITE CYCLE ( $\overline{\text{OE}}$ -CONTROLLED WRITE)**




■ 9005650 0001268 259 ■



WORD READ-MODIFY-WRITE CYCLE




**BYTE READ-MODIFY-WRITE CYCLE**



9005650 0001270 907




**EDO (HYPER PAGE) MODE BYTE READ CYCLE**




9005650 0001272 78T

EDO (HYPER PAGE) MODE WORD READ CYCLE ( $\overline{OE}$  AND  $\overline{WE}$  CONTROLLED OUTPUT)




**EDO (HYPER PAGE) MODE BYTE READ CYCLE ( $\overline{OE}$  AND  $\overline{WE}$  CONTROLLED OUTPUT)**




9005650 0001274 552

EDO (HYPER PAGE) MODE EARLY WORD WRITE CYCLE



 : High or Low


**EDO (HYPER PAGE) MODE EARLY BYTE WRITE CYCLE**




9005650 0001276 325



EDO (HYPER PAGE) MODE WORD READ-MODIFY-WRITE CYCLE




**EDO (HYPER PAGE) MODE BYTE READ-MODIFY-WRITE CYCLE**



9005650 0001278 1T8


**RAS ONLY REFRESH CYCLE**



Note:  $\overline{WE}$ ,  $\overline{OE}$  = Don't care.

 : High or Low


**CAS BEFORE RAS REFRESH CYCLE**



Note:  $\overline{OE}$ , A0~A8 = Don't care.


 : High or Low

**HIDDEN REFRESH CYCLE (WORD READ)**




9005650 0001280 856

HIDDEN REFRESH CYCLE (BYTE READ)




**HIDDEN REFRESH CYCLE (EARLY WORD WRITE)**




9005650 0001282 629

HIDDEN REFRESH CYCLE (EARLY BYTE WRITE)



**SELF REFRESH MODE**



■ The NN514265L/AL version has a Self Refresh Mode.

**a. Entering the Self Refresh Mode:**

The NN514265L/LA Self Refresh Mode is entered by using  $\overline{CAS}$  before  $\overline{RAS}$  cycle and holding  $\overline{RAS}$  and  $\overline{CAS}$  signal "low" longer than 300 $\mu$ s.

**b. Continuing the Self Refresh Mode:**

The Self Refresh Mode is continued by holding  $\overline{RAS}$  "low" after entering the Self Refresh Mode. It does not depend on  $\overline{CAS}$  being "high" or "low" after entering the Self Refresh Mode to continue the Self Refresh Mode.

**c. Exiting the Self Refresh Mode:**

The NN514265L/LA exits the Self Refresh Mode when the  $\overline{RAS}$  signal is brought "high".



ORDERING INFORMATION

NN514265XX(X) - XX

SPEED	45 : 45ns
	50 : 50ns
	60 : 60ns
	70 : 70ns
PACKAGE	J : Plastic SOJ
	TT : Plastic TSOP TYPEII
VERSION	BLANK : Standard Version
	L : Long Refresh Version 128ms Refresh
MODE	4265 : EDO (Hyper Page) 2CAS ,256K x 16 ,512refresh cycle

NN514265AXX(X) - XX

SPEED	35 : 35ns
	40 : 40ns
	45 : 45ns
	50 : 50ns
	60 : 60ns
PACKAGE	J : Plastic SOJ
	TT : Plastic TSOP TYPEII
VERSION	BLANK : Standard Version
	L : Long Refresh Version 128ms Refresh
DESIGN CODE	A : NN514260A
MODE	4265 : EDO (Hyper Page) 2CAS ,256K x 16 ,512refresh cycle