

*Advance Information*  
**64K x 4 Dynamic RAM**

The MCM41464A is a 262,144 bit, high-speed, dynamic random access memory. Organized as 65,536 words of 4 bits, and fabricated using N-channel silicon-gate MOS technology, this new single +5 volt supply dynamic RAM combines high performance with low cost and improved reliability.


By multiplexing row and column address inputs, the MCM41464A requires only eight address lines and permits packaging in standard 18-pin 300 mil wide dual-in-line packages. Complete address decoding is done on-chip with address latches incorporated.

All inputs and outputs, including clocks, are fully TTL compatible. The MCM41464A incorporates a one transistor cell design and dynamic storage techniques.

The MCM41464A features "page mode" which allows random column accesses of the 256 bits within the selected row.

- Organized as 65,536 Words of 4 Bits
- Single +5 Volt Operation ( $\pm 10\%$ )
- Maximum Access Time: MCM41464A-10 = 100 ns  
 MCM41464A-12 = 120 ns  
 MCM41464A-15 = 150 ns
- Low Power Dissipation: MCM41464A-10 = 440 mW  
 MCM41464A-12 = 396 mW Maximum (Active)  
 MCM41464A-15 = 358 mW Maximum (Active)  
 28 mW Maximum (Standby)
- Three-State Data Output
- Early-Write Common I/O Capability
- 256 Cycle, 4 ms Refresh
- CAS Before RAS Refresh Mode
- Hidden Refresh
- RAS-Only Refresh Mode
- Page Mode Capability

**MCM41464A**



P PACKAGE  
 PLASTIC  
 CASE 707


**PIN ASSIGNMENT**

$\bar{G}$	1	18	VSS
DQ0	2	17	DQ3
DQ1	3	16	CAS
$\bar{W}$	4	15	DQ2
RAS	5	14	A0
A6	6	13	A1
A5	7	12	A2
A4	8	11	A3
VCC	9	10	A7

**PIN NAMES**

A0-A7	Address Input
DQ0-DQ3	Data Input/Output
$\bar{G}$	Output Enable
$\bar{W}$	Read/Write Input
RAS	Row Address Strobe
CAS	Column Address Strobe
VCC	Power (+5 V)
VSS	Ground

**BLOCK DIAGRAM**



This document contains information on a new product. Specifications and information herein are subject to change without notice.

**ABSOLUTE MAXIMUM RATINGS** (See Note)

Rating	Symbol	Value	Unit
Power Supply Voltage	V <sub>CC</sub>	-1 to +7	V
Voltage Relative to V <sub>SS</sub> for Any Pin Except V <sub>CC</sub>	V <sub>in</sub> , V <sub>out</sub>	-1 to +7	V
Data Out Current	I <sub>out</sub>	50	mA
Power Dissipation	P <sub>D</sub>	600	mW
Operating Temperature Range	T <sub>A</sub>	0 to +70	°C
Storage Temperature Range	T <sub>stg</sub>	-55 to +150	°C

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit.

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to RECOMMENDED OPERATING CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

**DC OPERATING CONDITIONS AND CHARACTERISTICS**

(V<sub>CC</sub> = 5.0 V ± 10%, T<sub>A</sub> = 0 to 70°C, Unless Otherwise Noted)

**RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Min	Typ	Max	Unit	Notes
Supply Voltage (Operating Voltage Range)	V <sub>CC</sub>	4.5	5.0	5.5	V	1
	V <sub>SS</sub>	0	0	0	V	1
Input High Voltage, All Inputs	V <sub>IH</sub>	2.4	—	6.5	V	1
Input Low Voltage, All Inputs	V <sub>IL</sub>	-1.0	—	0.8	V	1

**DC CHARACTERISTICS**

Characteristic	Symbol	Min	Max	Unit	Notes
V <sub>CC</sub> Power Supply Current MCM41464A-10, t <sub>RC</sub> = 190 ns MCM41464A-12, t <sub>RC</sub> = 220 ns MCM41464A-15, t <sub>RC</sub> = 260 ns	I <sub>CC1</sub>	—	80 72 65	mA	2
V <sub>CC</sub> Power Supply Current (Standby) (R <sub>AS</sub> = C <sub>AS</sub> = V <sub>IH</sub> )	I <sub>CC2</sub>	—	5.0	mA	
V <sub>CC</sub> Power Supply Current During R <sub>AS</sub> only Refresh Cycles (C <sub>AS</sub> = V <sub>IH</sub> ) MCM41464A-10, t <sub>RC</sub> = 190 ns MCM41464A-12, t <sub>RC</sub> = 220 ns MCM41464A-15, t <sub>RC</sub> = 260 ns	I <sub>CC3</sub>	—	70 62 55	mA	2
V <sub>CC</sub> Power Supply Current During Page Mode Cycle (R <sub>AS</sub> = V <sub>IL</sub> ) MCM41464A-10, t <sub>PC</sub> = 100 ns MCM41464A-12, t <sub>PC</sub> = 120 ns MCM41464A-15, t <sub>PC</sub> = 145 ns	I <sub>CC4</sub>	—	70 55 50	mA	2
V <sub>CC</sub> Power Supply Current During C <sub>AS</sub> Before R <sub>AS</sub> Refresh MCM41464A-10, t <sub>RC</sub> = 190 ns MCM41464A-12, t <sub>RC</sub> = 220 ns MCM41464A-15, t <sub>RC</sub> = 260 ns	I <sub>CC5</sub>	—	70 62 55	mA	2
Input Leakage Current (V <sub>SS</sub> < V <sub>in</sub> < V <sub>CC</sub> )	I <sub>kg(I)</sub>	-10	10	μA	
Output Leakage Current (C <sub>AS</sub> at Logic 1, V <sub>SS</sub> < V <sub>out</sub> < V <sub>CC</sub> )	I <sub>kg(O)</sub>	-10	10	μA	
Output High Voltage (I <sub>OH</sub> = -5 mA)	V <sub>OH</sub>	2.4	—	V	
Output Low Voltage (I <sub>OL</sub> = 4.2 mA)	V <sub>OL</sub>	—	0.4	V	

**CAPACITANCE** (f = 1.0 MHz, T<sub>A</sub> = 25°C, V<sub>CC</sub> = 5 V, Periodically Sampled Rather Than 100% Tested)

Parameter	Symbol	Max	Unit	Notes
Input Capacitance	A0-A7, D	5	pF	3
	R <sub>AS</sub> , C <sub>AS</sub> , W	7	pF	3
Output Capacitance (C <sub>AS</sub> = V <sub>IH</sub> to Disable Output)	Q	7	pF	3

**NOTES:**

- All voltages referenced to V<sub>SS</sub>.
- Current is a function of cycle rate and output loading; maximum current is measured at the fastest cycle rate with the output open.
- Capacitance measured with a Boonton Meter or effective capacitance calculated from the equation: C = IΔt/ΔV.

## AC OPERATING CONDITIONS AND CHARACTERISTICS

(V<sub>CC</sub> = 5.0 V ± 10%, T<sub>A</sub> = 0 to 70°C, Unless Otherwise Noted)

## READ, WRITE, AND READ-MODIFY-WRITE CYCLES (See Notes 1, 2, 3, and 5)

Parameter	Symbol		MCM41464A-10		MCM41464A-12		MCM41464A-15		Unit	Notes
	Standard	Alternate	Min	Max	Min	Max	Min	Max		
Random Read or Write Cycle Time	t <sub>RELREL</sub>	t <sub>RC</sub>	190	—	220	—	260	—	ns	4, 5
Read-Modify-Write Cycle Time	t <sub>RELREL</sub>	t <sub>RMW</sub>	260	—	300	—	355	—	ns	4, 5
Access Time from $\overline{\text{RAS}}$	t <sub>RELOV</sub>	t <sub>RAC</sub>	—	100	—	120	—	150	ns	6, 7
Access Time from $\overline{\text{CAS}}$	t <sub>CELOV</sub>	t <sub>CAC</sub>	—	50	—	60	—	75	ns	7, 8
Output Buffer and Turn-Off Delay	t <sub>CEHOZ</sub>	t <sub>OFF</sub>	0	30	0	35	0	40	ns	9
$\overline{\text{RAS}}$ Precharge Time	t <sub>REHREH</sub>	t <sub>RP</sub>	80	—	90	—	100	—	ns	—
$\overline{\text{RAS}}$ Pulse Width	t <sub>REHREH</sub>	t <sub>RAS</sub>	100	10,000	120	10,000	150	10,000	ns	—
$\overline{\text{CAS}}$ Pulse Width	t <sub>CELCEH</sub>	t <sub>CAS</sub>	50	10,000	50	10,000	75	10,000	ns	—
$\overline{\text{RAS}}$ to $\overline{\text{CAS}}$ Delay Time	t <sub>RELCEL</sub>	t <sub>RCD</sub>	20	50	25	60	25	75	ns	10
Row Address Setup Time	t <sub>AVREL</sub>	t <sub>ASR</sub>	0	—	0	—	0	—	ns	—
Row Address Hold Time	t <sub>RELAX</sub>	t <sub>RAH</sub>	10	—	15	—	15	—	ns	—
Column Address Setup Time	t <sub>AVCEL</sub>	t <sub>ASC</sub>	0	—	0	—	0	—	ns	—
Column Address Hold Time	t <sub>CELAX</sub>	t <sub>CAH</sub>	20	—	25	—	35	—	ns	—
Column Address Hold Time Referenced to $\overline{\text{RAS}}$	t <sub>RELAX</sub>	t <sub>AR</sub>	70	—	85	—	110	—	ns	—
Transition Time (Rise and Fall)	t <sub>T</sub>	t <sub>T</sub>	3	50	3	50	3	50	ns	—
Read Command Setup Time	t <sub>WHCEL</sub>	t <sub>RCS</sub>	0	—	0	—	0	—	ns	—
Read Command Hold Time	t <sub>CEHWX</sub>	t <sub>RCH</sub>	0	—	0	—	0	—	ns	11
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	t <sub>REHWX</sub>	t <sub>RRH</sub>	10	—	15	—	20	—	ns	11
Write Command Hold Time Referenced to $\overline{\text{CAS}}$	t <sub>CELWH</sub>	t <sub>WCH</sub>	30	—	35	—	45	—	ns	—
Write Command Hold Time Referenced to $\overline{\text{RAS}}$	t <sub>RELWH</sub>	t <sub>WCR</sub>	80	—	95	—	120	—	ns	—
Write Command Pulse Width	t <sub>WLWH</sub>	t <sub>WP</sub>	30	—	35	—	45	—	ns	—
Write Command to $\overline{\text{RAS}}$ Lead Time	t <sub>WLREH</sub>	t <sub>RWL</sub>	30	—	35	—	45	—	ns	—
Write Command to $\overline{\text{CAS}}$ Lead Time	t <sub>WLCEH</sub>	t <sub>CWL</sub>	30	—	35	—	45	—	ns	—
Data in Setup Time	t <sub>DVCEL</sub>	t <sub>DS</sub>	0	—	0	—	0	—	ns	12
Data in Hold Time	t <sub>CELDX</sub>	t <sub>DH</sub>	30	—	35	—	45	—	ns	12
Data in Hold Time Referenced to $\overline{\text{RAS}}$	t <sub>RELDX</sub>	t <sub>DHR</sub>	80	—	95	—	120	—	ns	—
$\overline{\text{CAS}}$ to $\overline{\text{RAS}}$ Precharge Time	t <sub>CEHREL</sub>	t <sub>CRP</sub>	10	—	10	—	10	—	ns	—
$\overline{\text{RAS}}$ Hold Time	t <sub>CELREH</sub>	t <sub>RSH</sub>	50	—	60	—	75	—	ns	—
Refresh Period	t <sub>TRRV</sub>	t <sub>FRSH</sub>	—	4	—	4	—	4	ms	—

(continued)

## NOTES:

- V<sub>IH</sub> min and V<sub>IL</sub> max are reference levels for measuring timing of input signals. Transition times are measured between V<sub>IH</sub> and V<sub>IL</sub>.
- An initial pause of 200  $\mu$ s is required after power-up followed by 8  $\overline{\text{RAS}}$  cycles before proper device operation is guaranteed.
- The transition time specification applies for all input signals. In addition to meeting the transition rate specification, all input signals must transmit between V<sub>IH</sub> and V<sub>IL</sub> (or between V<sub>IL</sub> and V<sub>IH</sub>) in a monotonic manner.
- The specifications for t<sub>RC</sub> (min) and t<sub>RMW</sub> (min) are used only to indicate cycle time at which proper operation over the full temperature range (0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C) is assured.
- AC measurements t<sub>T</sub> = 5.0 ns.
- Assumes that t<sub>RCD</sub>  $\leq$  t<sub>RCD</sub> (max).
- Measured with a current load equivalent to 2 TTL (-200  $\mu$ A, +4 mA) loads and 100 pF with the data output trip points set at V<sub>OH</sub> = 2.0 V and V<sub>OL</sub> = 0.8 V.
- Assumes that t<sub>RCD</sub>  $\approx$  t<sub>RCD</sub> (max).
- t<sub>OFF</sub> (max) defines the time at which the output achieves the open circuit condition and is not referenced to output voltage levels.
- Operation within the t<sub>RCD</sub> (max) limit ensures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- Either t<sub>RRH</sub> or t<sub>RCH</sub> must be satisfied for a read cycle.
- These parameters are referenced to  $\overline{\text{CAS}}$  leading edge in random write cycles and to  $\overline{\text{WRITE}}$  leading edge in delayed write or read-modify-write cycles.


READ, WRITE, AND READ-MODIFY-WRITE CYCLES (Continued)

Parameter	Symbol		MCM41464A-10		MCM41464A-12		MCM41464A-15		Unit	Notes
	Standard	Alternate	Min	Max	Min	Max	Min	Max		
Write Command Setup Time	t <sub>WLCEL</sub>	t <sub>WCS</sub>	0	—	0	—	0	—	ns	13
CAS to Write Delay	t <sub>CELWL</sub>	t <sub>CWD</sub>	85	—	100	—	120	—	ns	13
RAS to Write Delay	t <sub>RELWL</sub>	t <sub>RWD</sub>	135	—	160	—	195	—	ns	13
CAS Hold Time	t <sub>RELCEH</sub>	t <sub>CSH</sub>	100	—	120	—	150	—	ns	—
CAS Precharge Time	t <sub>CEHCEL</sub>	t <sub>CPN</sub>	20	—	20	—	25	—	ns	—
CAS Precharge Time (Page Mode Cycle Only)	t <sub>CEHCEL</sub>	t <sub>CP</sub>	40	—	50	—	60	—	ns	—
Page Mode Cycle Time	t <sub>CELCEL</sub>	t <sub>PC</sub>	100	—	120	—	145	—	ns	—
$\bar{G}$ Access Time	t <sub>GLQV</sub>	t <sub>GA</sub>	—	25	—	30	—	40	ns	—
$\bar{G}$ to Data Delay	t <sub>GHDX</sub>	t <sub>GD</sub>	25	—	30	—	40	—	ns	—
Output Buffer Turn-off Delay Time from $\bar{G}$	t <sub>GHOZ</sub>	t <sub>GZ</sub>	0	25	0	30	0	40	ns	—
$\bar{G}$ Command Hold Time	t <sub>WLGH</sub>	t <sub>GH</sub>	25	—	30	—	40	—	ns	—
RAS Hold Time Referenced to $\bar{G}$	t <sub>GLREH</sub>	t <sub>ROH</sub>	10	—	10	—	10	—	ns	—
CAS Hold Time for CAS Before RAS Refresh	t <sub>RELCEH</sub>	t <sub>CHR</sub>	30	—	30	—	30	—	ns	—
CAS Setup Time for CAS Before RAS Refresh	t <sub>RELCEL</sub>	t <sub>CSR</sub>	10	—	10	—	10	—	ns	—
CAS Precharge to CAS Active Time	t <sub>REHCEL</sub>	t <sub>RPC</sub>	0	—	0	—	0	—	ns	—
CAS Precharge Time for CAS Before RAS Counter Test	t <sub>CEHCEL</sub>	t <sub>CPT</sub>	20	—	50	—	60	—	ns	—


NOTES:

13. t<sub>WCS</sub>, t<sub>CWD</sub>, and t<sub>RWD</sub> are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only; if t<sub>WCS</sub> ≥ t<sub>WCS</sub> (min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout the entire cycle; if t<sub>CWD</sub> ≥ t<sub>CWD</sub> (min) and t<sub>RWD</sub> ≥ t<sub>RWD</sub> (min), the cycle is read-write cycle and the data out will contain data read from the selected cell; if neither of the above sets of conditions is satisfied, the condition of the data out (at access time) is indeterminate.


READ CYCLE





WRITE CYCLE (EARLY WRITE)




WRITE CYCLE ( $\bar{G}$  CONTROLLED WRITE)









**CAS BEFORE RAS REFRESH CYCLE**  
 (W,  $\bar{G}$ , and A0-A7 are Don't Care)



**HIDDEN REFRESH CYCLE**







## DEVICE INITIALIZATION

On power-up an initial pause of 200 microseconds is required for the internal substrate generator pump to establish the correct bias voltage. This is to be followed by a minimum of eight active cycles of the row address strobe (clock) to initialize the various dynamic nodes internal to the device. During an extended inactive state of the device (greater than 4 milliseconds with device powered up), the wake up sequence (8 active cycles) will be necessary to assure proper device operation.

## ADDRESSING THE RAM

The eight address pins on the device are time multiplexed with two separate 8-bit address fields that are strobed at the beginning of the memory cycle by two clocks (active negative) called the row address strobe ( $\overline{RAS}$ ) and the column address strobe ( $\overline{CAS}$ ). A total of 16 address bits will decode one of the 65,536 cell locations in the device. The column address strobe follows the row address strobe by a specified minimum and maximum time called "trCD," which is the row to column strobe delay. This time interval is also referred to as the multiplex window which gives flexibility to a system designer to set up his external addresses into the RAM. These conditions have to be met for normal read or write cycles. This initial portion of the cycle accomplishes the normal addressing of the device. There are, however, other variations in addressing the RAM, the refresh modes ( $\overline{RAS}$  only refresh;  $\overline{CAS}$  before  $\overline{RAS}$  refresh; hidden refresh), another mode called page mode allows the user to column access the 256 bits within a selected row. The refresh mode and page mode operations are described in more detail later on.

## READ CYCLE

A read cycle is referred to as a normal read cycle to differentiate it from a page mode read cycle, a read-while-write cycle, and read-modify-write cycle which are covered in a later section.

The memory read cycle begins with the row addresses valid and the  $\overline{RAS}$  clock transitioning from  $V_{IH}$  to the  $V_{IL}$  level. The  $\overline{CAS}$  clock must also make a transition from  $V_{IH}$  to the  $V_{IL}$  level at the specified trCD timing limits when the column addresses are latched. Both the  $\overline{RAS}$  and  $\overline{CAS}$  clocks trigger a sequence of events which are controlled by several delayed internal clocks. Also, these clocks are linked in such a manner that the access time of the device is independent of the address multiplex window. The only stipulation is that the  $\overline{CAS}$  clock must be active before or at the trCD maximum specification for an access (data valid) from the  $\overline{RAS}$  clock edge to be guaranteed (trAC). If the trCD maximum condition is not met, the access (trCAC) from the  $\overline{CAS}$  clock active transition will determine read access time. The external  $\overline{CAS}$  signal is ignored until an internal  $\overline{RAS}$  signal is available. This gating feature on the  $\overline{CAS}$  clock will allow the external  $\overline{CAS}$  signal to become active as soon as the row address hold time (trAH) specification has been met and defines the trCD minimum specification. The time difference between trCD minimum and trCD maximum can be used to absorb skew delays in switching the address bus from row to column addresses and in generating the  $\overline{CAS}$  clock.

Once the clocks have become active, they must stay active for the minimum (trAS) period for the  $\overline{RAS}$  clock and the

minimum (trCAS) period for the  $\overline{CAS}$  clock. The  $\overline{RAS}$  clock must stay inactive for the minimum (trRP) time. The former is for the completion of the cycle in progress, and the latter is for the device internal circuitry to be precharged for the next active cycle.

Data out is not latched and is valid as long as the  $\overline{CAS}$  and  $\overline{G}$  clocks are active; the output will switch to the three-state mode when either the  $\overline{CAS}$  or  $\overline{G}$  clock goes inactive. To perform a read cycle, the write ( $\overline{W}$ ) input must be held at the  $V_{IH}$  level from the time the  $\overline{CAS}$  clock makes its active transition (trCS) to the time when it transitions into the inactive (trCH) mode.

## WRITE CYCLE

A write cycle is similar to a read cycle except that the Write ( $\overline{W}$ ) clock must go active ( $V_{IL}$  level) at or before the  $\overline{CAS}$  clock goes active at a minimum twCS time. If the above condition is met, then the cycle in progress is referred to as an early write cycle. In an early write cycle, the write clock and the data in are referenced to the active transition of the  $\overline{CAS}$  clock edge. There are two important parameters with respect to the write cycle: the column strobe to write lead time (trCWL) and the row strobe to write lead time (trRWL). These define the minimum time that  $\overline{RAS}$  and  $\overline{CAS}$  clocks need to be active after the write operation has started ( $\overline{W}$  clock at  $V_{IL}$  level).

It is also possible to perform a late write cycle. For this cycle the write clock is activated after the  $\overline{CAS}$  goes low which is beyond twCS minimum time. Thus the parameters trCWL and trRWL must be satisfied before terminating this cycle. The difference between an early write cycle and a late write cycle is that in a late write cycle the write ( $\overline{W}$ ) clock can occur much later in time with respect to the active transition of the  $\overline{CAS}$  clock. This time could be as long as 10 microseconds — (trRWL + trRP + 2tr).

In a late write or a ready-modify-write cycle,  $\overline{G}$  must be at the  $V_{IH}$  level to bring the output buffers to high impedance prior to data-in being valid.

At the start of an early write cycle, the data out is in a high impedance condition and remains inactive throughout the cycle. The data out remains three-state because the active transition of the write ( $\overline{W}$ ) clock prevents the  $\overline{CAS}$  clock from enabling the data-out buffers. The three-state condition (high impedance) of the data out pin during a write cycle can be effectively utilized in systems that have a common input/output bus. The only stipulation is that the system use only early write mode operations for all write cycles to avoid bus contention.

## READ-MODIFY-WRITE CYCLE

As the name implies, both a read and a write cycle are accomplished at a selected bit during a single access. The read-modify-write cycle is similar to the late write cycle discussed above.

For the read-modify-write cycle a normal read cycle is initiated with the write ( $\overline{W}$ ) clock at the  $V_{IH}$  level until the read data occurs at the device access time (trAC). At this time the write ( $\overline{W}$ ) clock is asserted. The data in is setup and held with respect to the active edge of the write clock. The cycle described assumes a zero modify time between read and write.

### PAGE-MODE CYCLES

Page mode operation allows fast successive data operations at the 256 column locations. Page access ( $t_{CAc}$ ) is typically half the regular  $\overline{RAS}$  clock access ( $t_{RAc}$ ) on the Motorola 256K dynamic RAM. Page mode operation consists of holding the  $\overline{RAS}$  clock active while cycling the  $\overline{CAS}$  clock to access the column locations determined by the 8-bit column address field.

The page cycle is always initiated with a row address being provided and latched by the  $\overline{RAS}$  clock, followed by the column address and  $\overline{CAS}$  clock. From the timing illustrated, the initial cycle is a normal read or write cycle, that has been previously described, followed by the shorter  $\overline{CAS}$  cycles ( $t_{PC}$ ). The  $\overline{CAS}$  cycle time ( $t_{PC}$ ) consists of the  $\overline{CAS}$  clock active time ( $t_{CAS}$ ), and  $\overline{CAS}$  clock precharge time ( $t_{CP}$ ) and two transitions. In addition to read and write cycles, a read-modify-write cycle can also be performed in a page mode operation. For a read-modify-write cycle, the conditions normal to that mode of operation will apply in the page mode also. In practice, any combination of read, write and read-modify-write cycles can be performed to suit a particular application.

### REFRESH CYCLES

The dynamic RAM design is based on capacitor charge storage for each bit in the array. This charge will tend to degrade with time and temperature. Therefore, to retain the correct information, the bits need to be refreshed at least once every 4 milliseconds. This is accomplished by sequentially cycling through the 256 row address locations every 4 milliseconds, (i.e., at least one row every 15.6 microseconds). A normal read or write operation to the RAM will serve to refresh all the bits associated with the particular rows decoded.

### $\overline{RAS}$ -Only Refresh

In this refresh method, the system must perform a  $\overline{RAS}$ -only cycle on 256 row addresses every 4 milliseconds. The row addresses are latched in with the  $\overline{RAS}$  clock, and the associated internal row locations are refreshed. As the heading implies, the  $\overline{CAS}$  clock is not required and must be inactive or at a  $V_{IH}$  level.

### $\overline{CAS}$ Before $\overline{RAS}$ Refresh

$\overline{CAS}$  before  $\overline{RAS}$  refreshing available on the MCM41464A offers an alternate refresh method. If  $\overline{CAS}$  is held on low for the specified period ( $t_{CSR}$ ) before  $\overline{RAS}$  goes to low, on chip refresh control clock generators and the refresh address counter are enabled, and an internal refresh operation takes place.

After the refresh operation is performed, the refresh address counter is automatically incremented in preparation for the next  $\overline{CAS}$  before  $\overline{RAS}$  refresh operation.

### Hidden Refresh

An optional feature of the MCM41464A is that refresh cycle may be performed while maintaining valid data at the output pin. This is referred to as Hidden Refresh. Hidden Refresh is performed by holding  $\overline{CAS}$  at  $V_{IL}$  and taking  $\overline{RAS}$  high and after a specified precharge period ( $t_{RP}$ ), executing a  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycle. (see Figure 1 below)

### $\overline{CAS}$ BEFORE $\overline{RAS}$ REFRESH COUNTER TEST

The internal refresh operation of MCM41464A can be tested by  $\overline{CAS}$  before  $\overline{RAS}$  refresh counter test. This cycle performs read/write operation taking the internal counter address as row address and the input address as column address.

The test is performed after a minimum of 8  $\overline{CAS}$  before  $\overline{RAS}$  cycles as initialization cycles. The test procedure is as follows.

1. Write a "0" into all memory cells.
2. Select any column address and read the "0"s written in step 1. Write a "1" into each cell of the selected column by performing  $\overline{CAS}$  before  $\overline{RAS}$  Refresh Counter Test Read-Write Cycle (see timing diagram). Repeat 256 times.
3. Read the "1"s (use a normal read mode) written in step 2.
4. Select the same column address as step 2, read the "1"s and write a "0" into each cell by performing  $\overline{CAS}$  before  $\overline{RAS}$  Refresh Counter Test Read-Write Cycle (see timing diagram). Repeat 256 times.
5. Read the "0"s (use a normal read mode) written in step 4.
6. Repeat steps 1 through 5 using complement data.





Figure 1. Hidden Refresh Cycle

# MCM41464A

2

## ORDERING INFORMATION (Order by Full Part Number)



Full Part Numbers — MCM41464AP10  
MCM41464AP12  
MCM41464AP15